Design Of A 9 Stage 10 Bit High Speed Pipeline Analog To Digital Converter

Analog to digital converter (ADC) design has been an active research topic over the past few decades, as the scaling down of Complementary Metal-Oxide-Semiconductor (CMOS) Integrated Circuit (IC) fabrication process offers continuing room for performance improvement. Various ADC architectures have been proposed by researchers, including flash, successive approximation, sigma-delta and pipeline, etc. Among these architectures, pipeline ADC offers moderate resolution at high conversion speed and is widely used in both civil and military applications. In this thesis, we develop a 9 stage 10 bit pipeline ADC circuit in AMIS C5N process. The whole design methodology, from system simulation to schematic entry, from circuit simulation to post signal analysis is proposed. The operation frequency of the pipeline ADC is pushed to the upper limit of the process used. The ADC is designed and simulated in Cadence environment. Post simulation signal analysis is done in Matlab in order to verify its performance.