Verification Techniques For System Level Design
Download Verification Techniques For System Level Design full books in PDF, epub, and Kindle. Read online free Verification Techniques For System Level Design ebook anywhere anytime directly on your device. Fast Download speed and no annoying ads. We cannot guarantee that every ebooks is available!
Verification Techniques for System-Level Design
Author | : Masahiro Fujita |
Publisher | : Morgan Kaufmann |
Total Pages | : 251 |
Release | : 2010-07-27 |
Genre | : Computers |
ISBN | : 0080553133 |
Download Verification Techniques for System-Level Design Book in PDF, Epub and Kindle
This book will explain how to verify SoC (Systems on Chip) logic designs using “formal and “semiformal verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in “functional verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity.For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs. • First book that covers all aspects of formal and semiformal, high-level (higher than RTL) design verification targeting SoC designs.• Formal verification of high-level designs (RTL or higher).• Verification techniques are discussed with associated system-level design methodology.
Verification Techniques for System-Level Design Related Books
Pages: 251
Pages: 176
Pages: 388
Pages: 356
Pages: 287